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ABSTRACT 
DESIGN, FABRICATION AND TESTING OF P-CHANNEL 
ENHANCEMENT MODE TRANSISTORS 
Usha Gowrishetty 
November 11, 2003 
A process for fabricating PMOS transistors and test devices has been developed 
for educational purposes as part of a microfabrication undergraduate/graduate laboratory 
course at the University of Louisville. This is to help students from multiple disciplines to 
understand and perform basic microfabrication processes. Several designs of PMOS 
devices were fabricated using standard processes such as oxidation, photolithography, 
diffusion, and sputtering. Process characterization involved testing PMOS transistors, 
Cross Bridge Kelvin Structures, and Vander Pauw structures. Characterization of PMOS 
transistors was performed using I-V curves for varying oxide thicknesses (tox) grown 
using dry oxidation, wet oxidation and RTP (rapid thermal processing). Threshold 
voltages ranged from 1 volt for the thin RTP gate oxide to over 4 volts for the thicker 
gate oxide. Threshold voltages (Vth) were also compared to the theoretical values. Van 
der Pauw structures were used to determine sheet resistance (Rs) & Cross Bridge Kelvin 
structures for determining contact resistance (Rc). Effects on MOS-capacitors, due to gate 
oxide thickness, band bending with varying gate voltage and how these factors effect the 
functioning of transistors have been explained with the results of the fabricated devices. 
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A Field effect phenomenon is the basis for all modern solid-state devices. 
J. E. Lilienfeld and O. Reil made the first structure which resembled a transistor 
between 1920 and 1930, and the field effect phenomena has been derived from 
this structure [Robert F. Pierret, p.l]. This phenomena states that when a voltage 
is applied to a metallic plate it causes a change in the conductivity of the 
semiconductor which in turn changes the current flowing between the contacts A 
& B as shown in the Figure 1. This phenomenon of varying the conductivity of 
the semiconductor by applying an electric field normal to the semiconductor 
surface is defined as ''the field effect" [Robert F. Pierret, p.l]. 
The first transistor, the bipolar junction transistor, was developed in the late 1940s 
and 1950s. It took years before the first modern day field-effect device, the 
junction field-effect transistor, was developed in the year 1952 [Robert F. 
Pierret, p.l]. This led to the development of the metal-oxide field effect 
transistors in the later years. Initially the development in the semiconductor 
industry was stagnated due to lack of modern day technology. Today 
semiconductor industry is a $300B industry which fabricates semiconductor 
devices in huge volumes. Commercial industries which develop semiconductor 
devices include Fairchild Semiconductor, Honeywell, and Intel. Semiconductor 
devices are useful in every moment of the existence of human life. 
1...,-;.---8 




DESIGN & THEORY 
A four mask process was designed for the fabrication of PMOS transistors. 
The dimensions of the mask design have a great affect on the characteristics of the 
fabricated structures. The masks designed for the fabrication of the PMOS 
transistors are shown in Appendix A. The boron diffusion mask is used for 
detennining the doping region. The gate oxide mask is used for opening windows 
in the field oxide for growing the thin gate oxide. The contact window mask is 
used to open contact windows in the oxide for making contacts to the diffused 
regions. The metallization mask is used for making metal contacts to the diffused 
regions and creating the gate. Design dimensions that affect the functioning of the 
PMOS transistors are gate oxide thickness, channel length and the channel width. 
Transistors with channel length less than 1 urn are said to be short channel 
transistors [Robert F. Pierret, p.137-138]. Short channels help in miniaturization 
of the devices by fitting more transistors in' a giVe1l area. If the short channel 
transistors are fabricated without proper care it will result in leakage currents or 
tunneling currents between the source and the drain. These will in-tum affect the 
tum-on voltage of the transistor. In this case, it will result in a lesser value of the 
tum-on voltage. Therefore, the channel lengths should not be made too small if 
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the conditions in the cleanroom are not appropriate. Also, the electrical 
characteristics of the short channel devices are more complex and are modeled by 
a modified set of equations. In this research we focus on long channel devices. 
Affects of variation in the channel width and gate oxide thickness are 
given below. If the width of the channel increases, the conductance of the channel 
increases reducing the resistance of the transistor. Gate oxide thickness affects the 
tum-on voltage of the transistor. Reduction in the gate oxide thickness lowers the 
tum-on voltage. The transistors which we fabricated are all long channel 
transistors, since the length of the channel is greater than I urn and also longer 
than the width of the channel. We have different gate oxide thicknesses for the 
transistors we fabricated. Design specifications for the transistors we fabricated 
are given in Table 1. 
Table 1 Channel length and width of the transistors 







MOS transistors can be of two types, that is, enhancement mode and 
depletion mode. Enhancement mode and depletion mode are related to the 
channel between the source and the drain. If the channel exists between the source 
and the drain before applying any voltage between the gate and the substrate, the 
transistor is said to be operating in depletion·· mode. When no channel exists 
between the source and the drain, and the voltage between the gate and the 
substrate is zero, the transistor is said to be operating in enhancement mode. 
Apart from the enhancement and depletion modes, the transistor can be 
operated in either the cutoff region, linear region or saturation region depending 
on the voltage V cis and the current Ids. These operating regions of the transistor are 
explained in Section 2.2.6. MOS-capacitors play an important role in the 
performance of the transistor operation. It is the MOS-capacitor which lies 
between the source and the drain and in which the channel is formed that 
determines if the transistor is operating in enhancement or depletion mode. MOS-
capacitors also help in determining the charges in the gate oxide. A MOS-
capacitor connected to the C-V instrument is left undisturbed for a few hours and 
if a shift occurs in the C-V curve, it is understood that there are some charges in 
the gate oxide. 
2.2.1 MOS-Capacitor 
The MOS-capacitor is a simple two terminal device considered to be the 
heart of the PMOS transistor. A thin layer of the oxide on the surface of the 
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semiconductor acts as the dielectric. The metal contact made on the oxide layer 
and the silicon substrate act as the two plates of the capacitor as shown in Figure 
2. The contact made to the oxide layer is known as the gate for the MOS 
transistors. For a PMOS-transistor, applying a negative bias between the gate and 
the semiconductor causes the inversion layer [Robert F. Pierret, p.29-30, Ben G 
Streetman & Sanjay Banerjee, p.260). 
Properties of the MOS-capacitors vary for ideal and non-ideal gate oxide. 
Ideal MOS-capacitor is considered to have an oxide layer with no charge centers 
(mobile charges, interfacial traps, and oxide trapped charges) and the oxide layer 
acts as a perfect insulator [Robert F. Pierret, p-32). A band diagram of an ideal 
MOS-capacitor is shown in Figure 3 [Ben G Streetman & Sanjay Banerjee, 
p.267-269, Nicollian Brews, p.65J. The band bending and charge diagrams for 




Figure 2 MOS-capacitor [Robert F. Pierret, p.30) 
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2.2.2 Distribution of the Gate Voltage 
The MOS structure is considered to be at equilibrium when V g=O and the 
Fenni energy levels are in line with each other as shown in Figure 3. For creating 
the inversion layer, one applies apply a voltage Vg<O & Vg=Vth between the two 
plates of the capacitor. V th is known as the threshold voltage. The voltage applied 
is dropped across the gate oxide and the semiconductor, which appear in series 
with each other. The voltage dropped across the gate oxide is utilized in acquiring 
the charges on the semiconductor surface for balancing the negative charge on the 
metal surface. The voltage dropped across the semiconductor substrate is utilized 
in creating the inversion layer. This is known as the surface potential 'Ps as shown 
in Figure 4 [Ben G Streetman & Sanjay Banerjee, p.267-269, Nicollian Brews, 
p.65]. 
... 
---+_ ...... _. 
~~~~~~--~-----II 
-------. 
Figure 3 Ideal MOS structure [Robert F. Pierret, p.32] 
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Figure 4 Voltage drop across the oxide and semiconductor [Nicollian Brews, 
p.65] 
For a non-ideal MOS-capacitor the threshold voltage will have an 
additional term. This additional term is used in attaining the flat band condition as 
shown in Figure 5. Voltage required in overcoming the oxide charges in the gate 
oxide and the work function difference between the metal and the semiconductor 
is known as the flat band voltage [Ben G Streetman & Sanjay Banerjee, p.272-
277]. 
2.2.3 Threshold Voltage 
The Voltage required to create the inversion layer at the Si-Si02 interface 
is known as the threshold voltage. The threshold voltage for an ideal MOS-
capacitor is given by equation 1 [Ben G Streetman & Sanjay Banerjee, p.260-
8 
269,275, S. M. Sze, p.199-210] and voltage required for creating the inversion is 
given by equation 2. MathCAD solutions for threshold voltage of varying gate 
oxide thickness from different processes wet oxidation, dry oxidation and R TP are 
given in the Appendix B. Comparison between practical and theoretical values of 
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Figure 5 MOS structure with flat band voltage [Robert F. Pierret, p.36] 
Vth ::: Qox - ¢s (Ideal Case) 
Cox 
V th= Threshold voltage (Volts) 
¢s ::: Voltage required in creating the inversion (Volts) 





Qox = Voltage across the ideal gate oxide (Volts) 
Cox 
Nb=Background concentration (l/cm3) 
nj= Intrinsic concentration (l/cm3) 
Cox = Gate oxide capacitance (Farad) 
Qox= Charge due to depletion on the gate oxide (Farad) 
The threshold voltage for a non-ideal MOS-capacitor is given by equation 3 
Vth = Qox -tfB+[C1>ms- Qf +Qm+Qot] (Non-ideal case) (3) 
Cox Cox 
Vjb = C1>ms _ Qf + Qm + Qot 
Cox 
V tb = Voltage required in achieving the flat band condition (Volts) 
Qc= Oxide fixed charge (Farad) 
Qm= Mobile ionic charge (Farad) 
Qot= Oxide trap charge (Farad) 
<l>ms = Metal semiconductor work function difference (Volts) 
(4) 
Definitions of the work function, electron affinity, barrier height and inversion 
layer are explained below: 
1. Work function (C1>m, C1>s) 
The energy differ~ce Qetween vacuum level and Fenni energy level (Ed 
in a metal is known as the metal work function (C1>m). Similarly energy 
difference between vacuum level and Ferriri energy level (Ee) in the 
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semiconductor is known as the semiconductor work function (<I>s) [Ben G 
Streetman & Sanjay Banerjee, p.220-221J. 
2. Electron affinity (X) 
Energy difference between the conduction band and the vacuum level is 
known as the electron affinity (X) [Ben G Streetman & Sanjay 
Banerjee, p.220-221J. 
3. Barrier Height (¢b) 
The difference between the metal work function and electron affinity is 
known as the barrier height [Ben G Streetman & Sanjay Banerjee, 
p.220-221J. Equation for the barrier height is given as 
tjJb = <I>m- X 
¢b = Barrier Height (Volts) 
<I>m = Metal work function (Volts) 
X = Electron affinity (electron volts) 
4. Inversion Layer 
(5) 
Transition from n-type region to p-type region or vice versa at the Si-Si02 
interface is known as inversion [Ben G Streetman & Sanjay Banerjee, 
p.220-221J. The inversion layer is formed at the Si-Si02 interface. The 
inversion layer is a result of the depletion of the majority carriers 
(Depends on the substrate dopant type. Majority carriers are electrons for 
n-type and holes for p-type) from the interface and aggregation of the 
minority carriers (Depends on diffused regions dopant type. Electrons for 
phosphorus diffusion and holes for boron diffusion) at the interface when 
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a voltage is applied across the gate. Thus, the inversion layer consists of 
minority carriers. This layer is otherwise known as the channel between 
the source and the drain. 
For the inversion layer to remain in between the source and the 
drain there need not be any motion in the carriers or the charges. With no 
drain to source voltage, the existence of the inversion layer only depends 
on the gate voltage. When the drain to source voltage is applied, the 
voltage across the channel varies. This might result in breaking the 
channel thus causing pinch-off to occur. So, the voltage between the gate 
and the substrate must be greater than or equal to the threshold voltage to 
sustain the channel. This voltage is the minimum voltage to maintain the 
channel. The inversion layer is very important for the functioning of the 
transistors. 
2.2.4 Gate oxide charges 
Charges in the gate oxide are introduced apparently during the oxidation 
process due to any contamination in the furnace, wafer boat, inserting rod or 
contamination in the cleanroom itself. These charges in the gate oxide result in 
shifts in the turn-on voltage and variation for capacitance across the gate oxide 
with time, causing instabilities in the functioning of the transistors [Robert F. 
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Figure 6 Location of charge centers m thennally grown Si-Si02 structures 
[Robert F. Pierret, p.95] 
2.2.4.1 Mobile ions 
Mobile ions include sodium, lithium and potassium which move freely 
through quartz and Si02 at temperatures below 250°C. Of all these mobile ions, 
the sodium ions are the most common and are the cause for the instabilities in the 
perfonnance of transistors. They are found in the quartz apparatus and wafer 
boats used for gate oxidation or deposition. These ions causes shift in C-V 
characteristics which were rectified but could not be prevented completely 
initially. These mobile ions affect the threshold voltage [Robert F. Pierret, p.98]. 
Rectification of the mobile ions is explained below. 
a. Phosphorus stabilization is done by diffusing phosphorus through the oxidized 
wafer. This results in the fonnation of a thin layer of phospho silicate glass on the 
surface of the Si02 film. At high temperatures of diffusion (1000°C), sodium ions 
which are extremely mobile, move into the phospho silicate glass region and get 
trapped as shown in Figure 37. This process of trapping the ions is known as 
13 
gettering. The ions remain fixed in the phosphosilicate glass region even after the 
temperature cools down. This stabilizes the mobile ions in the gate oxide [Robert 
F. Pierret, p.l02). 
PhosphOrus DltlUslon 




Figure 7 Phosphorus stabilization [Robert F. Pierret, p.l02) 
b. Chlorine neutralization is done by introducing Ch, HCl or trichloroethane into the 
bubbler during the growth of Si02. Chlorine enters the oxide and forms 
chlorosiloxane at the Si-Si02 interface as shown in the Figure 8. The sodium ions 
move into the chlorosiloxane region and get trapped. The sodium ions get 
neutralized by the chlorine in the chlorosiloxane region. This stabilizes the mobile 
ions in the gate oxide [Robert F. Pierret, p.l02). 
Chlorine 
1 1 1 Chlorine Rich Material 
<9 @ @ s~t>i 8102- .... 
.... 
81 81 
Figure 8 Chlorine neutralization [Robert F. Pierret, p.l02) 
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2.2.4.2 Interfacial Traps 
Interfacial traps result in the rise of the threshold voltage (gate voltage V gs). When 
a gate voltage is applied to the transistor with interfacial traps the voltage initially is 
utilized in filling traps in the Si-SiOz interface region. Later the voltage is utilized in 
forming the inversion layer. This causes an increase in the threshold voltage. 
Rectification of the interfacial traps is explained below. 
Interfacial states are allowed energy states, that is, interface states in the forbidden 
band gap at the Si-SiOz interface. These interface states are lack of electrons. Interfacial 
states are a result of the dangling bonds as shown in the Figure 9 [Robert F. Pierret, 
p.l06). Annealing is done to minimize the interfacial trap concentration and to get better 
contact between the metal and the silicon which is explained below. 
Dangling Bonds 
SiliCOn Surface SI02 
SI 
Figure 9 Dangling bonds at the silicon surface and interfacial traps seen after the 




a. During the post metallization process, the fabricated structure is placed in a 
nitrogen atmosphere at 450°C for 5 to 10 minutes. During annealing, the gate 
material reacts with the water vapor in the surface of the gate oxide and releases 
hydrogen atoms which form bonds with the dangling silicon bonds as shown in 
Figure 10. Thus annealing reduces the dangling bonds, thereby reducing the 
interfacial traps. Hydrogen can also be used in place of nitrogen, so that the 
required hydrogen atoms can be supplied directly to form bonds with the dangling 
silicon atoms [Robert F. Pierret, p.108-111]. 
Si 
Figure 10 Hydrogen atoms reacting with the dangling bonds at the Si-Si02 
interface [Robert F. Pierret, p.1U] 
b. Annealing done in an argon atmosphere at 450°C for IS minutes results in good 
contact between the silicon and the aluminum metal. Aluminum at this 
temperature consumes Si and forms good contact with silicon wafer. If this 
process is continued for a long time it might result in spikes as shown in Figure 11 
which might result in a short circuit [Robert F. Pierret, p.108-111]. 
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""'"'"IIII.II" Spikes 
Figure 11 Fonnation of Al spikes with annealing for a long time [Richard P. 
Jaeger] 
2.2.5 PMOS Basic Operation 
PMOS stands for P-channel metal oxide semiconductor. PMOS transistors 
have a gate, drain and source region as shown in Figure 12. An enhancement 
mode device needs to be turned ON from an OFF state. One applies a voltage V g 
across the gate to fonn the inversion layer. At a voltage V g=V'h, the inversion 
layer is fonned. Applying a reverse bias voltage V cis between the drain and the 
source induces motion in the charges in the channel from the source to the drain. 
This turns the transistor ON. This process of turning the transistor ON and later 
the pinch-off coming into view is shown in Figure 13 [Ben G Streetman & 
Sanjay Banerjee, p.257] . An in depth explanation of the operating procedure of 
the transistors is illustrated in Section 2.2.6. 
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Figure 12 PMOS transistor 
If the substrate is of p-type, the diffused regions would be of n-type and 
the channel between the source and the drain would be due to electrons that are 
the minority carriers. Voltage applied across the gate V g and the drain to source 
voltage Vd, will be positive [Ben G Streetman & Sanjay Banerjee, p.257]. 
2.2.6 Operating Procedure 
Principle operations of the transistors depend on the flow of electrons 
from the source to the drain when the gate voltage V g and the drain voltage V ds 
are applied across the gate and the drain respectively [Robert F. Pierret, p.65-69, 
Neil H. E. Weste & Kamran Eshraghian, p.45]. Turning the transistor ON 
requires the inversion layer and a negative voltage V d, across the drain and the 
source. With no channel there is an open circuit between the source and the drain. 
The inversion layer is formed by applying a voltage Vg=Vth as shown in Figure 
13. The interface biasing conditions that follow are explained in detail in Section 
2.2.8. 
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1. With the gate voltage positive (V g>0), the interface region is accumulated 
with the electrons. 
2. With the gate voltage negative (IV gl < IV thl), the interface region is 
depleted of the electrons. 
3. With the gate voltage negative (Vg= Vth), the interface region is at the 
onset of inversion. 
4. With the gate voltage negative (IV gl ~ IV thl), the interface is in the inversion 
region [Neil H. E. Weste & Kamran Eshraghian, p-4S-S0]. 
After the fonnation of the inversion layer, we need to induce motion in these 
charges. This is achieved by applying a voltage V ds between the drain and the 
source. Several phases of operation of the MOS-Transistors due to the regulation 
of the drain to the source voltage are as follows: 
1. When V g >0, and V ds=O the current 1eIs=0 between the source and the drain. 
The transistor is operating in the cut-off region as shown in Figure 15. 
2. When IV dsl<IV gl - IV thl, the voltage at the source end of the channel is V g 
and at the drain end of the channel is IV dl<IV gl-IV thl. That is IV dl-IV gl>IV thl 
and is adequate enough to retain the inversion layer. This voltage V ds 
induces motion in the holes resulting in the current leis. The transistor is 
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Figure 13 Various stages of the transistor with varying V gs & V d, 
3. Increasing the drain to source voltage V d, results in IV d,l <:: IV gl- IV thl. The 
voltage at the source end of the channel is V g and at the drain end of the 
channel is IVdl>IVgl-IVthl. That is IVdI-lVgl<IV,hl resulting in the voltage 
going below the turn-on voltage across the channel. The inversion layer 
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can no longer be retained. Pinch-off occurs at the drain end of the channel 
and the channel breaks. There is no longer a connection between the 
source and the drain. This does not turn the transistor OFF. The current ~ 
still exists but remains constant. This current is due to the diffusion of the 
holes from the point of pinch-off to the drain. The transistor is operating in 
the saturation region as shown in Figure 15. The current is represented as 
Ids (sat). This process of the pinch-off occurring is shown in Figure 14. 
With the voltage applied across the drain and the source, the drain is 
reverse biased. As the voltage is increased further, the depletion region at the 
drain end increases. This causes the movement of the holes away from the drain. 
This is one cause for the pinch-off. Another cause for the pinch-off is the voltage 
across the channel dropping below V tho This has been explained above. Increasing 
the gate voltage IVgl»IVthl, increases the number of carriers in the inversion 
layer. Increase in the number of carriers requires larger drain voltage V ds for the 
pinch-off to occur. As a result of this, the transistor would operate for a large 
variation of the drain to source voltages V ds before the pinch-off occurs [Neil H. 
E. Weste & Kamran Eshraghian, pAS-SO]. As long as dL«L, as shown in 
Figure 14, the device behaves as a long channel device. When dL is not much less 
than L, the device behaves as a short channel device. 
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Figure 14 Different phases of the transistor operation with the regulation of V ds 
(Robert F. Pierret, p.67) 
2.2.7 I-V Characteristics 
J-V curves give the relation between the drain to source voltages (Yd,), 
drain current (!ct,) and the variation in these values with the varying gate voltage 
(V g). The source is considered to be grounded. As the gate voltage increases, 
carriers at the interface increase. This reduces the drain to source voltage V d, that 
is the turn on voltage. This causes an increase in the current as shown in Figure 
15. Figure 16 can be used to determine the threshold voltage practically by 
graphing the relationship between the gate voltage and the drain current when the 
threshold voltage is very low and is difficult to observe. Else, the voltage at which 
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the channel starts conducting is the threshold voltage [Ben G Streetman & 
Sanjay Banerjee, p.290]. 
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Point of pinch ff Saturation rcaion 
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Figure 16 Vg VS (LI) for determining the threshold voltage Vth [Ben G Streetman 
& Sanjay Banerjee, p.290] 
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2.2.8 Interface biasing conditions 
Positive or negative bias applied between the gate and the substrate results 
in varying the properties of the region at the Si-Si02 interface. Positive voltage 
results in accumulation region at the interface. Negative voltage results in 
depletion region initially and as the voltage increases it will result in the inversion 
region. The resulting band and charge diagrams and the type of regions at the Si-
Si02 interface are explained below for n-type semiconductors. 
2.2.8.1 Accumulation Region 
Concentration of the majority carriers at the Si-Si02 interface is greater 
than the background concentration (Nb). The interface layer is accumulated with 
electrons. Concentration of the carriers at the interface depends on the bias V g 
applied across the gate. The gate is positively biased with respect to the 
semiconductor. So, the semiconductor is at a negative potential. (The 
semiconductor Fenni energy level of the semiconductor rises to a higher energy 
level as E= (-v)*(-q) =v*q) 
The positive bias results in a positive charge on the metal surface. This 
charge attracts negative charges in the semiconductor to the interface to 
compensate these positive charges. Fenni energy level is fixed relative to the 
conduction and the valence band energy levels. Increase in the concentration of 
the electrons at the interface results in bending the semiconductor valence and the 
conduction bands. In this state as the electron concentration increases, the 
conduction band needs to be closer to the Fenni level, so the bands bend in the 
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downward direction at the interface as shown in Figure 17a. Charge distribution 
on the metal plate is tQ) and that on the semiconductor is CQ). 
Band bending and the position of the Fermi energy level of the metal 
relative to the semiconductor explained above causes the electrons to flow from 
the semiconductor to the Si-Si02 interface region. This causes accumulation of 
the electrons and the region is known as the accumulation region [Robert F. 
Pierret, p.34, Richard. C. Jaeger, p.ll7]. 
/ tQ 
,-_ ......... _. A~cumuJlIlion \' 
f V(; > 01 
,Q 
~'I M 0 S (1'1 
Figure 17a Energy band diagram and block charge diagram during accumulation 
[Robert F. Pierret, p.35] 
2.2.8.2 Depletion Region 
The Si-Si02 interface region depleted of majority carriers is known as the 
depletion region. The gate is negatively biased relative to the semiconductor. So, 
the semiconductor is at positive potential. (The semiconductor Fermi energy level 
lowers as E= -q*v) The negative bias results a negative charge on the metal 
surface. This charge repels the majority carrier's electrons from the interface and 
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results in the depletion of the interface. This negative charge is compensated by 
the minority carriers, which attract towards the interface. 
In this state, the electron concentration decreases resulting in bending the 
semiconductor valence and the conduction bands in the upward direction as 
shown in Figure 17b. Charge distribution on the metal plate is CQ) and that on the 
semiconductor is (+Q) as shown in Figure 17b [Robert F. Pierret, p.34, Richard. 
c. Jaeger, p.ll7]. 
Ionized donors 
r>cpktion 
--....t-'F ..... --x 
(. small ) Vc < 0 
Figure 17b Energy band diagram and block charge diagram during depletion 
[Robert F. Pierret, p.35] 
2.2.8.3 Inversion Region 
The Si-Si02 interface region piled up of minority carriers is known as the 
inversion. Negative bias applied across the gate is more than the applied bias in 
case of the depletion region. Concentration of minority carriers at the interface 
equals to or greater than the background concentration Nb. So, the semiconductor 
is at positive potential. (The semiconductor Fermi energy level lowers as E=-q*v) 
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Negative bias results in a negative charge on the metal surface. This 
negative charge repels the majority carrier's electrons from the interface and 
results in the depletion region. This negative charge is compensated by the 
minority carriers. The positive charges at the interface increase further in this 
case. This results in greater band bending in the semiconductor in the upward 
direction. This causes the intrinsic level to cross the Fermi level as shown in 
Figure 17 c. The interface is said to be at the onset of the inversion. 
If the negative bias is increased further, the concentration of the minority carriers 
at the interface is greater than the background concentration. The interface is at 
inversion as shown in Figure 17d. This bias is known as the threshold voltage. 
Charge distribution on the metal plate is CQ) and that on the semiconductor is 
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Figure 17c Energy band diagram and block charge diagram during the onset of 
inversion [Robert F. Pierret p.35] 
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Figure 17d Energy band diagram and block charge diagram during inversion 
[Robert F. Pierret, p.35] 
2.2.9 PN-junction 
PN-junctions exist on either side of the MOS-capacitor. PN-junction on 
the drain end of the channel must be reversed biased at all the times so that only a 
small leakage current flows through the diode into the semiconductor and the gate 
oxide. The source end of the channel is considered grounded. Generally the 
leakage current is ignored since leakage current «~. If the pn-junctions are 
forward biased they would result in a large forward current apart from the drain 
current which would flow through the semiconductor. This would result in 
improper perfonnance of the transistor [Ben G Streetman & Sanjay Banerjee, 
p.145, Lloyd P. Hunter] 
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2.2.10 Test Structures 
We have several test structures on the wafers which were fabricated. 
Resistors, Van der Pauw's structure, Kelvin structure and transistors include these 
test structures. Resistors are used to measure the resistance of the diffused 
regions, the Vander Pauw structure is used for measuring the sheet resistance, the 
Kelvin structure is used to measure the contact resistance, and the transistors are 
used to measure the transistor characteristics. Each of these structures will be 
explained in detail in upcoming sections. 
2.2.10.1 Resistor 
For a given voltage applied across the resistor the current passing through 
the resistor changes, thereby resulting in a measured resistance. Characteristics of 
the resistor are given by the I-V curves. Resistors are used to detennine the type 
of contact between the metal and the semiconductor that is if the contacts are 
ohmic or rectifying contacts. Ohmic and rectifying contacts are explained in 
Section 2.2.9. Ohmic contacts are required as it results in low resistance. I-V 






Figure 18 Resistor 
2.2.10.2 Van der Pauw Structure 
The Vander Pauw structure is used for detennining the sheet resistance of 
a given sample or diffused region. Calculation of the sheet resistance is done by 
dividing the given sample into a number of equal squares and the resistance per 
number of squares gives the sheet resistance [Richard C. Jaeger, p.67]. The Van 
der Pauw structure is a symmetrical four-point structure that allows one to 
accurately detennine sheet resistance without precisely knowing the number of 
squares in the device. Sheet resistance is measured in ruo. The Van der Pauw 
structure we fabricated is shown in Figure 19. 
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Figure 19 Van der Pauw structure 




The Cross bridge Kelvin structure can be used to determine contact 
resistance and resistivity. It is also known as a four terminal resistance 
measurement method. Importance of cross bridge Kelvin structure is to obtain low 
contact resistance. As the dimensions of the test structures increases, contact 
resistance decreases and vice versa. A low value of contact resistance is most 
desirable and the Cross Bridge Kelvin resistor fabricated is shown in Figure 20. 
32 
Diffused RegiCl1 
.... ClontalCt WIndow 
AI Contact 
Figure 20 Cross Bridge Kelvin structure 
2.2.10.4 Transistor 
Theory of the transistors is explained in detailed in Section 2.2.5 and Section 
2.2.6. The transistor fabricated is shown in Figure 21. A cross section of the figure 
is shown in Figure 26. 
Gate Oxide Boron Diffused Region 
Contact WIndow 
AI Contact 




This chapter explains the fabrication of the PMOS transistors and test 
structures. An overview of the fabrication sequences appears in Figure 26. Details 
of each individual process appear below. 
3.1 Wafer characteristics 
Table 2 N-type Wafer Characteristics 
Wafer thickness 396um 
Resistivity 5.39n-cm 
Sheet Resistance 1.36x lOl.n/sqr 
Characteristics of the wafers fabricated are given in the Table 2. Sheet resistance 
and resisitivity mentioned in the Table 2 are measured using a Veeco four point 
probe instrument. 
3.2 Wafer cleaning 
Base clean and acid clean are done in order to remove organic, ionic and metallic 
contamination. Components of base clean and acid clean are H20:H202:NH40H and 
H20:H202: HCI respectively in the ratio of 5:1:1. Water and ammonium hydroxide or 
hydrochloric acid are mixed in the required ratio and heated to a temperature of 75°C on 
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the hotplate. Later hydrogen peroxide is added to the solution and the wafers are placed 
in the bubbling solution. About 10 minutes later the beaker is placed under running water 
and later the wafers are dried. 
3.3 Oxidation 
Plain wafers are wet oxidized to grow an oxide layer which acts as the 
masking layer for boron diffusion. The furnace is programmed for the settings 
given in Table 3. Nitrogen gas is turned ON for unifonn heating of the furnace. 
The water in the bubbler is heated to a temperature of about 94°C. When the 
furnace reaches a temperature of about 950°C and water in the bubbler reaches a 
temperature of about 94°C, nitrogen is turned off and oxygen is passed through 
the bubbler and then the wafers are loaded into the furnace. The oxidized wafers 
are unloaded from the furnace. The oxide thickness is measured using the 
Filmetrics or system of the color chart. The temperature vs time graph for the 
furnace (temperature vs time) is shown in Figure 22. 
Table 3 Oxidation furnace settings 
Representation TimelTemperature Programmed value 
Prl Ramp up temperature 20°C/minute 
Pn I>well temperature IOOO°C 
Pdl I>well time Ihr 
Pr2 Ramp down temperature 20°C/minute 
P12 Final temperature 350°C 
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Silicon reacts with oxygen in the furnace to fonn Si02. Si02 thickness 
above the original surface of the wafer is O.S4Xo and 0.46Xo below the surface of 
the wafer where XO is the oxide thickness. Oxide grown on the surface due to wet 
oxidation is not as dense as a dry oxide, so after I hour of wet oxidation the 
bubbler is turned OFF and dry oxidation takes place. One of the students loading 
the wafers into the furnace for the oxidation process is shown in Figure 23. 







Figure 22 Temperature vs Time graph for the furnace 
Figure 23 Student loading the wafers into the oxidation furnace 
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3.4 Photolithography 
The oxidized wafers are cleaned using nitrogen gas. Shipley HMDS 
primer is spun on the wafer which improves the adhesion of the photoresist on the 
wafer. Shipley 1813 positive photoresist is spun on the wafer. The spinner settings 
are given in Table 4. The wafers are soft baked on a hot plate at 115°C for 75sec. 
Soft bake increases the adhesion of the photoresist and also dries any moisture on 
the surface of the wafer. The wafer is then loaded on the mask aligner for 
patterning. The wafer is aligned with the mask and then brought in contact with 
the mask. The wafer is exposed for 1.7 seconds. Alignment marks used for 
aligning the wafer with the mask are shown in Figure 24 
Table 4 Spinner settings 
Spread speed 400RPM 2 sec 
Spin speed 4000RPM 10 sec 
Figure 24 Alignment marks 
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The wafers are then developed in Microposit MF 319 (Metal Ion Free) for 
45 seconds and rinsed under running water to remove the exposed photoresist and 
dried. Wafers are then examined under the microscope and then hard baked for 
about 4 to 5 minutes at 115°C. This improves the adhesion of the photoresist on 
the wafer so that the photoresist does not come off during the Buffer Oxide Etch 
(BOE). 
BOE is done to etch the oxide from the regions where boron diffusion is to 
be done. BOE is done for about 4-5 minutes depending on the oxide thickness 
(etch rate 100nmlmin) until the surface of silicon is hydrophobic. The wafers are 
then rinsed under running water and dried. In order to remove the photoresist, the 
wafers are rinsed with acetone and dried. Wafers are then nano-striped to remove 
the residue due to the acetone and any photoresist left unresolved by the acetone. 
The wafers are then rinsed in water dried. N ano-strip leaves a thin layer of 
residual oxide. A slight 40: 1 BOE is done to remove this thin layer of oxide. 
3.5 Diffusion 
Boron diffusion is done in order to create pn-junctions. Boron diffusion is 
done in two successive steps: Constant Source Diffusion followed by Limited 
Source Diffusion/Oxidation. Spin on boron PBF 20 is used as the source for boron 
diffusion. It is spun on the wafer at 4000RPM for 10sec. Respiratory filters are 
used while spinning the. boron dopant as it is carcinogenic. The wafer is hard 
baked for 5 min at 200°C on the hot plate. The diffusion furnace settings are given 
in Table 5. 
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The gases used for boron diffusion are nitrogen and 3% 02 in N2. Nitrogen 
is used for maintaining the heat uniformly through out the furnace. As the furnace 
starts ramping up the wafers are loaded into the furnace. When the temperature 
reaches 1000°C, 3% 02 in N2 is passed through the furnace along with nitrogen. 
After 20 minutes of diffusion, nitrogen is stopped and only oxygen is passed 
through the furnace. This oxidation is done in order to create better variation in 
the heights of the structures, so that the features could be viewed clearly after the 
BOE. 
Table 5 Diffusion furnace settings 
Representation Time/Temperature Programmed value 
Prl Ramp up temperature 20°C/minute 
Pll Due temperature 1000°C 
Pdl Due time 1I2hr 
Pr2 Ramp down temperature 20°C/minute 
Pl2 Final temperature 350°C 
BOE (6:1) is done in order to remove the borosilicate glass and oxide 
layer on the wafer. When it is observed that silicon is hydrophobic BOE is 
completed. The wafers are then rinsed under running water and dried. The 
diffusion performed is constant source diffusion. 
Limited source diffusion acts a drive-in step and simultaneously grows a 
thin layer of oxide, which acts as the field oxide. The oxidation furnace settings 
are similar to the settings in Table 4 except the dwell time P dl which is Y2 hour. 
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The oxidation procedure is explained in Section 3.3. Limited source diffusion is 
also known as a drive-in step because it diffuses the boron further into the wafer. 
3.6 Gate oxide windows 
Procedure for opening windows for growing the gate oxide is similar to 
the procedure explained in Section 3.4. One of the students performing the 
lithography is shown in Figure 25. 
Figure 25 A student performing Lithography 
3.7 Gate oxidation 
Dry oxidation, wet oxidation and RTP processes were performed on the 
wafers for growing the gate oxide. The wet oxidation procedure is similar to the 
one explained in Section 3.3 except for the dwell time which is 10 minutes in this 
case. Drops of Hel are put in the bubbler to neutralize the oxide charges during 
the oxidation process. This process is known as the chlorine neutralization 
process. The dry oxidation process is similar to the wet oxidation process except 
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the dwell time which is 30-45 minutes. In case ofRTP, the gate oxide is grown at 
a temperature of 1150°C for 2 minutes. Gate oxide grown using this process is 
considered to be free of mobile ions. 
3.8 Photolithography 
The oxidized wafers are patterned as explained in Section 3.4 for opening 
the contact windows for. The only difference is that, localized BOE is performed 
on one side of the wafer so that the oxide on the back side of the wafer could act 
as a masking layer during DRIE in case pressure sensors are to be fabricated. 
3.9 Metallization 
Pure aluminum is sputtered in order to make contacts and bonding pads. 
There are two types of sputtering mechanisms sputtering up and sputtering down. 
We use sputtering up mechanism that is the wafers are above the target. The 
sputtering machine can perform RF and DC sputtering. Metals and dielectrics are 
sputtered on RF side and on DC side only metals are sputtered. Argon is used in 
order to create the plasma because of the ability of the argon ions to move very 
fast and bombard with the aluminum target, thereby releasing aluminum ions in 
the upward direction to deposit on the surface of the wafer. 
Initially sputtering must be done for a few seconds with the wafer not 
above the target to prevent sputtering of native oxide onto the wafer. Sputtering is 
done for 15 minutes with power 300 watts and base pressure 5.5*10-5 Torr. The 
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pressure gauge must be turned off when we start sputtering. Detailed start up 
procedure for the sputtering machine is given in the Appendix B. 
3.10 Photolithography 
Metallized wafers are patterned as explained in the Section 3.4. Aluminum 
etchant is heated to 40°C so that it accelerates the etching process. The wafers are 
then placed in the etchant until the aluminum is etched. The wafers are then rinsed 
in water and dried. After the N ano-strip is done, the wafers must not be cleaned 
directly under the running water. Nano-strip has sulphuric acid in it which will 
strip the aluminum if placed under running water. Steps for the fabrication are 
shown in Figure 26. 
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Figure 26 Steps for fabricating PMOS transistors 
43 
3.11 Annealing 
Annealing is done in order to make good ohmic contact and to reduce the contact 
resistance. If there is a thin layer of oxide between the contact metal and silicon, contact 
resistance measured would be very high. To overcome this, annealing is done in an 
atmosphere of argon at 450°C for 15 minutes [Richard C. Jaeger]. The wafers are 
loaded into the furnace when it is cold and unloaded after the furnace cools down to 
prevent oxidation of the wafer which might result in high resistance. Annealing processes 
are explained in Section 2.2.4.2. 
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Chapter IV 
TESTING & RESULTS 
4.1 Resistor 
For testing, electrical contact is made to the resistor using a probe station 
and the probe station is connected to a curve tracer. A variable voltage is applied 
across the resistor and the resultant current is shown on the curve tracer. 
Resistance is calculated using Equation 6. The average resistor values for dry 
oxidation, wet oxidation and RTP varies between 4000 to 7500. The contact 
between the metal and the semiconductor is ohmic and is shown in Figure 27. 
Time and temperature variations for dry oxidation, wet oxidation and RTP are 
given in Table 6. 
R=V 
I 
R= Ohmic resistance of the resistor (0) 
V= Voltage applied across the resistor (volts) 
1= current passing through the resistor (ampere) 
Figure 27 I-V curve of a resistor 
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(6) 
Table 6 Conditions for different oxidation processes 
Dry Oxidation Wet RTP 
Oxidation 
Time (min) 30-60 10 2 
TemperatureeC) 1000 1000 1150 
Thickness (nm) 60-120 120-130 40-60 
4.2 Cross Bridge Kelvin structure 
Electrical contact is made to the Cross Bridge Kelvin structure using the 
probe station. Current is forced to pass through one pair of opposite contact pads 
and the voltage is measured across the other pair of contacts as shown in Figure 
28. In reality there is no current flowing through the second pair of contacts. The 
voltage drop across the contact at the center of the Cross Bridge Kelvin structure 
is the reason for the voltage measured across the other pair of contacts. Contact 
resistance is calculated using the Equation 7 . Average values for contact 
resistance, for dry oxidation, wet oxidation and RTP, for the conditions given in 
Table 6 varies between 4.20 to 1800. 
Rc = Vac 
Ibd 
Vac=Voltage measured between the contacts A and C (volts) 







Figure 28 Contacts made to Cross Bridge Kelvin structure 
4.3 Van Der Pauw Structure 
Contacts are made to the Vander Pauw structure using the probe station. 
Current is passed through the adjacent pair of contacts and voltage is measured 
across the other pair of contacts for the structure shown in Figure 29. The 
resistance measured is known as the sheet resistance. Sheet resistance is 
calculated using the Equation 8 [Richard C.Jaeger]. Average values for sheet 
resistance, for dry oxidation, wet oxidation and RTP for the conditions given in 
Table 6 varies between 34.6 nio to 4.5 K nio. 
Rs = Sheet resistance ( Q / sqr) 
Rs = 4.53 x Vcd 
lab 
I = Current injected across adjacent contacts (amps) 




Figure 29 Contacts to the Van der Pauw structure 
4.4 PMOS transistors 
The PMOS transistor has three contacts (drain, source and gate) which are 
connected to the probe station as shown in Figure 30. The probe station in turn is 
connected to emitter, gate and collector of the curve tracer. The source is 
grounded and the gate and drain to source voltages are applied to the transistor. 
Appropriate settings are made on the curve tracer. The transistor is turned ON and 
the transistor characteristics are shown on the curve tracer. From the resultant 
curves, the transistor turn on voltage can be determined as explained in Section 
2.2.3. Figure 31 shows contacts made to the wafer using the probe station. 
General characteristics for a PMOS transistor are shown in Figure 32. 
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Figure 30 Contacts to the transistor 
Figure 31 Contacts made to the transistor using the probe station 
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Figure 32 PMOS transistor characteristics 
Varying threshold voltage for varymg gate oxides grown usmg dry 
oxidation, wet oxidation and rapid thermal processing are given in Table 7 and the 
graph is given in Figure 33. Figure 33 shows that Vth (wet oxidation) > Vth (dry 
oxidation) > Vth (RTP). From the experimental and theoretical threshold voltage it 
is observed that Vth (theoretical) > Vth (experimental). For example Vth = 2.585 
volts (theoretical value of dry oxidation) > Vth=2 volts (experimental value of dry 
oxidation). 
Varying threshold voltage for gate oxide grown and oxide grown during 
the diffusion process acting as the gate oxide are given in Table 8 and the graph is 
























Table 7 Data for different oxidation processes 
Wet Oxidation RTP 
4,x=13Onm 4,x=30nm 
I.!s Vgs Ids Vgs Ids 
(uA) (volts) (uA) (volts) (uA) 
0 2 0 1 
2 4 1 2 
8 6 8 3 
20 8 22 
35 to 50 
52 12 88 
Vgs vs Ids 
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Figure 33 V gs vs I.!s for different oxidation processes 
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Table 8 Data for gate oxide grown separately and oxide grown during the limited 
source diffusion acting as the gate oxide 
Gate Oxide Grown Oxide Grown 































Vgs vs Ids 
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Figure 34 V gs vs Lis for gate oxide grown and oxide grown during diffusion 
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Chapter V 
CONCLUSIONS AND RECOMMENDATIONS 
A basic operating procedure of the PMOS transistors, the importance of the 
threshold voltage, pinch-off voltage and their dependence on the gate oxide thickness has 
been presented. Also, three different processes have been employed for growing the gate 
oxide and their experimental and theoretical values of voltages have been compared. 
Measurement of MOS capacitance and C-V characterization is recommended. This will 
determine the presence of oxide charges in the gate oxide. Fabrication methods can be 
varied depending on the type of gate material, oxide thickness and type of insulator 
required. 
Results accomplished from the process of fabrication ofthe PMOS transistors are: 
I) The fabrication can be done either by using 3 masks or a 4 mask process. 
2) Fabrication of the transistor and importance of gate oxide has been explained in 
detail, characterized and documented. 
3) Wet oxidation with drops ofRCI in the bubbler has been employed to reduce the 
mobile charges in the gate oxide. 
4) Probable effect of the temperature of the surroundings has been noticed on the 
performance of the transistors. 
5) Experimental and theoretical values are compared, which seems appropriate. 
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Masks for the fabrication of the transistors and the test structures are shown below. The 
fabrication process involves four lithographic processes for boron diffusion, gate oxide 
growth, opening contact windows and metal patterning. 
11/ •• III •• 
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Mask for boron diffusion 
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I 
Mask for Opening Windows for Growing Gate Oxide 
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Mask for opening contact windows 
57 
Mask for patterning the metal 
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APPENDIXB 
THRESHOLD VOLTAGE CALCULATIONS 
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Interfacial Trap ' Cluuge 
Q f + Qm + Qot + Qit - 1.0HOl6 ... -2 Qtot := Qf + Qm + Qat + QTotal charge 
105(0)· .... •· 
em' 
Qtot 2 -3 -I q '-- -6.8 I1 ·kg-m·. ./\ 
Cox 
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V 01tage Drop Due to the 
Cbarges in the Oxide 
'Threshold V o!tage 
KIP 
F 
ss := 104A17'1O- 14 _ 
rm 
Petulittivity of Silicon Nd:= 1015 cm-) Back,ground Concentration 
F 
sox := 34.530 '10- 1-4 _ Permittivity of Oxide 
em 
q ,= 1.6-11," C Electron Chrage 
ni := 15-1010 cm- l Intrinsic Concentration T ,= 300 K 
k-T .2 -3 -1 











sox -4 -I -4 4 2 




Gate oxide Capacitance 
F 5755C1OO()r1M.) MKl((1((O '-1(i 8. __ 
em' 
J4.ss.q'Nd'~f 2 -3 -I 
- O.161-kg·", -. -A 
Cox 





Q£:= 5'1010 em" 
Qm ,; 0 em" 
Fixed Charge 
Mobile Charge 
V",Ib. ... Drop across 
Gale Oxide 
_ Voltage required for inversion 
Qot ,; 0 em" 
Qit ,; IOu em- 2 
Oxide Trap Charge 
Jnterfacia1 Trap Charge 
Qf + Qm + Qot + Qit - l.(ljo1016 ... -2 Qtot ,;Qf + Qm + Qot .. QTotal charge 
IO~ 
em' 






Voltage Drop Duet<> the 




I) Sputtering is done for the deposition of the metal onto the silicon wafer. For 
sputtering the metal we use Technics RF/DC sputterer. 
a. Turn ON the nitrogen (venting) and argon gas (sputter gas) valves. 
b. Turn the chiller ON. 
c. Turn ON the sputterer. Flip the vent toggle to ON state for venting the 
sputtering machine. 
d. Place the required target and the wafer to be sputtered. 
e. Close the shutter and open the roughing valve by flipping the toggle to ON 
position. 
f. When the pressure goes below 10OmTorr, flip the toggle to OFF position 
and flip the fore line toggle to ON position. Later turn ON the turbo pump. 
g. When the turbo pump speed goes below 27000 RPM flip the gate valve 
toggle to ON position. 
h. When the base pressure reaches 5.5* 10-5mTorr the system is ready for 
performing the sputtering. The pressure is seen in the pressure gauge. 
1. Before starting to sputter, flip the pressure gauge toggle to OFF position. 
J. It can be run either in auto or manual mode using RF or DC power. 
k. Flip the toggle to auto mode and turn the argon gas. Flip the toggle to RF 
power. Set the required time, power and press the START switch. The 
metal gets deposited on the wafer. 
1. For metals like aluminum, sputter with out the wafer on the top of the 
target so that if there is any oxide on the target it would not deposit on to 
the wafer. 
m. Flip all the toggles (gate valve, fore line valve, turbo pump, argon gas) to 
OFF position. Flip the vent toggle to ON position and remove the wafers 
deposited with the metal. 
62 
n. Close the chamber lid and shut down the system. 
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